30 March 2000 Non-isotonous beta-driven artificial neuron
Author Affiliations +
Abstract
In this paper we discuss variants of digital-analog CMOS implementation of artificial neuron taught to logical threshold functions. The implementation is based on earlier suggested (beta) -comparator and three output amplifiers. Such a circuit can be taught only to threshold functions with positive weights of variables, which belong to the class of isotonous Boolean functions. However, most problems solved by artificial neural networks either require inhibitory inputs. If the input type is known beforehand, the problem of inverting the weight sign is solved trivially by inverting the respective variable. Otherwise, the neural should have synapses capable of forming the weight and type of the input during the learning, using only increment and decrement signals. A neuron with such synapses can learn an arbitrary threshold function of a certain number of variables. Synapse circuits are suggested with two or one memory element for storing positive and negative input weights. The results of SPICe simulation prove that the problem of teaching non-isotonous threshold functions to a neuron has stable solutions.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Victor I. Varshavsky, Victor I. Varshavsky, Vyacheslav B. Marakhovsky, Vyacheslav B. Marakhovsky, } "Non-isotonous beta-driven artificial neuron", Proc. SPIE 4055, Applications and Science of Computational Intelligence III, (30 March 2000); doi: 10.1117/12.380577; https://doi.org/10.1117/12.380577
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Beta-CMOS implementation of an artificial neuron
Proceedings of SPIE (March 22 1999)
A low voltage CMOS low drop-out voltage regulator
Proceedings of SPIE (May 28 2009)
Step-by-step design of a gain-adjustable neuron cell
Proceedings of SPIE (July 01 1992)
Analog CMOS contrastive Hebbian networks
Proceedings of SPIE (September 16 1992)
Design of an analog VLSI chip for a neural network...
Proceedings of SPIE (June 01 1991)

Back to Top