30 May 2000 Array address translation for SDRAM-based video processing applications
Author Affiliations +
Proceedings Volume 4067, Visual Communications and Image Processing 2000; (2000) https://doi.org/10.1117/12.386694
Event: Visual Communications and Image Processing 2000, 2000, Perth, Australia
Abstract
To increase memory bandwidth of Synchronous DRAM (SDRAM) that is commonly employed as external memory in video applications, a memory address translation method is proposed for minimizing the number of overhead cycles needed for row-activations and precharges. The features of SDRAM and memory access patterns of video processing applications are considered to find a suitable address translation. Experimental results show that the proposed method increases the memory bandwidth by 42% over that of the conventional linear translation.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hansoo Kim, Hansoo Kim, In-Cheol Park, In-Cheol Park, "Array address translation for SDRAM-based video processing applications", Proc. SPIE 4067, Visual Communications and Image Processing 2000, (30 May 2000); doi: 10.1117/12.386694; https://doi.org/10.1117/12.386694
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

A 50Mbit/Sec. CMOS Video Linestore System
Proceedings of SPIE (October 24 1988)
Cheops: a modular processor for scalable video coding
Proceedings of SPIE (October 31 1991)
CCD and IR array controllers
Proceedings of SPIE (August 15 2000)
A Realization Of MC/DCT By Video Signal Processors
Proceedings of SPIE (October 24 1988)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 24 1988)

Back to Top