Translator Disclaimer
23 August 2000 Off-line wafer level reliability control: unique measurement method to monitor the lifetime indicator of gate oxide validated within bipolar/CMOS/DMOS technology
Author Affiliations +
Abstract
We have recently published a paper on a new rapid method for the determination of the lifetime of the gate oxide involved in a Bipolar/CMOS/DMOS technology (BCD). Because this previous method was based on a current measurement with gate voltage as a parameter needing several stress voltages, it was applied only by lot sampling. Thus, we tried to find an indicator in order to monitor the gate oxide lifetime during the wafer level parametric test and involving only one measurement of the device on each wafer test cell. Using the Weibull law and Crook model, combined with our recent model, we have developed a new test method needing only one electrical measurement of MOS capacitor to monitor the quality of the gate oxide. Based also on a current measurement, the parameter is the lifetime indicator of the gate oxide. From the analysis of several wafers, we gave evidence of the possibility to detect a low performance wafer, which corresponds to the infantile failure on the Weibull plot. In order to insert this new method in the BCD parametric program, a parametric flowchart was established. This type of measurement is an important challenges, because the actual measurements, breakdown charge, Qbd, and breakdown electric field, Ebd, at parametric level and Ebd and interface states density, Dit during the process cannot guarantee the gate oxide lifetime all along fabrication process. This indicator measurement is the only one, which predicts the lifetime decrease.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xavier Gagnard and Olivier Bonnaud "Off-line wafer level reliability control: unique measurement method to monitor the lifetime indicator of gate oxide validated within bipolar/CMOS/DMOS technology", Proc. SPIE 4182, Process Control and Diagnostics, (23 August 2000); https://doi.org/10.1117/12.410072
PROCEEDINGS
9 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Emcore VCSEL failure mechanism and resolution
Proceedings of SPIE (February 05 2010)
Use of Rbd to distinguish different failure modes
Proceedings of SPIE (October 23 2000)
Improvement of ultrathin gate oxide by a novel rapid thermal...
Proceedings of SPIE (September 01 1999)
Mechanism for QBD failure in poly gates
Proceedings of SPIE (September 03 1998)
VCSELs at Honeywell: The story continues
Proceedings of SPIE (June 16 2004)
Bad vias are the cause for electrical test yield losses...
Proceedings of SPIE (August 28 1998)

Back to Top