24 October 2000 Compact trace generation and power measurement in software emulation
Author Affiliations +
Proceedings Volume 4228, Design, Modeling, and Simulation in Microelectronics; (2000) https://doi.org/10.1117/12.405400
Event: International Symposium on Microelectronics and Assembly, 2000, Singapore, Singapore
Evaluation boards are popular as prototyping platforms in embedded software development. They often are preferred over simulation to avoid modeling effort and simulation times as well as over compete hardware prototypes to avoid development cost. Evaluation boards provide accurate timing results as long as the main architecture parameters match the target hardware system. For larger processors, this is often not the case since the cache and main memory architectures might differ. Another problem is the lack of observability of the software execution. Pin-Out versions of processors with improved observability are expensive and not always available, and on-chip processor test support requires software adaption. A particular problem arises when trying to verify the running time bounds of embedded software such as required for hard real-time systems. Here, formal analysis approaches have been proposed which require segment-wise execution of a program under investigation. Another problem is the accurate analysis of processor power consumption for different execution paths.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fabian Wolf, Fabian Wolf, Judita Kruse, Judita Kruse, Rolf Ernst, Rolf Ernst, } "Compact trace generation and power measurement in software emulation", Proc. SPIE 4228, Design, Modeling, and Simulation in Microelectronics, (24 October 2000); doi: 10.1117/12.405400; https://doi.org/10.1117/12.405400


Using IDD to analyze analog faults and development of a...
Proceedings of SPIE (September 11 1996)
Special simulator to study metastability
Proceedings of SPIE (August 22 2000)
Portable laser rangefinder short-pulse measurements
Proceedings of SPIE (September 29 2003)
Power-driven FPGA to ASIC conversion
Proceedings of SPIE (May 09 2007)
A 40 Gb s driver circuit using a novel inductive...
Proceedings of SPIE (June 29 2005)

Back to Top