Translator Disclaimer
30 May 2001 Parallel processing demonstrator with plug-on-top free-space interconnect optics
Author Affiliations +
Proceedings Volume 4292, Optoelectronic Interconnects VIII; (2001)
Event: Symposium on Integrated Optics, 2001, San Jose, CA, United States
We demonstrate a setup with 10 optically interconnected chips,k which can perform a distributed radix-2-butterfly calculation for fast Fourier transformation. The setup consists of a motherboard, five multi-chip-modules (MCMs, with processor/transceiver chips and laser/detector chips), four plug-on-top optics modules that provide the bi- directional optical links between the MCMs, and external control electronics. The design of the optics and optomechanics satisfies numerous real-world constraints, such as compact size (< 1 inch thick), suitability for mass-production, suitability for large arrays (up to 103 parallel channels), compatibility with standard electronics fabrication and packaging technology, and potential for active misalignment compensation by integrating MEMS technology.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Christoph Berger, Xiaoqing Wang, Jeremy T. Ekman, Philippe J. Marchand, Henk Spaanenburg, Mark M. Wang, Fouad E. Kiamilev, and Sadik C. Esener "Parallel processing demonstrator with plug-on-top free-space interconnect optics", Proc. SPIE 4292, Optoelectronic Interconnects VIII, (30 May 2001);

Back to Top