Architecture for hardware compression/decompression of large images

Mohamed Akil; Laurent Perroton; Stephane Gailhard; Julien Denoulet; Frederic Bartier

doi:10.1117/12.424956

27 April 2001 Architecture for hardware compression/decompression of large images

Mohamed Akil, Laurent Perroton, Stephane Gailhard, Julien Denoulet, Frederic Bartier

Proceedings Volume 4303, Real-Time Imaging V; (2001) https://doi.org/10.1117/12.424956
Event: Photonics West 2001 - Electronic Imaging, 2001, San Jose, CA, United States

Abstract

In this article, we present a popular loseless compression/decompression algorithm, GZIP, and the study to implement it on a FPGA based architecture. The algorithm is loseless, and applied to 'bi-level' images of large size. It insures a minimum compression rate for the images we are considering. The proposed architecture for the compressor is based ona hash table and the decompressor is based on a parallel decoder of the Huffman codes.

Citation Download Citation

Mohamed Akil, Laurent Perroton, Stephane Gailhard, Julien Denoulet, and Frederic Bartier "Architecture for hardware compression/decompression of large images", Proc. SPIE 4303, Real-Time Imaging V, (27 April 2001); https://doi.org/10.1117/12.424956

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available