The Massively Parallel Processor (MPP): A Large Scale SIMD Processor

Paul A. Gilmore

doi:10.1117/12.936455

28 November 1983 The Massively Parallel Processor (MPP): A Large Scale SIMD Processor

Paul A. Gilmore

Proceedings Volume 0431, Real-Time Signal Processing VI; (1983) https://doi.org/10.1117/12.936455
Event: 27th Annual Technical Symposium, 1983, San Diego, United States

Abstract

The Massively Parallel Processor (MPP) was developed to support ultra high-speed ground based image processing. The architecture comprises an array unit (ARU) which processes arrays of data; an array control unit (ACU) which controls the operation of the ARU and performs scalar arithmetic; front-end computers which control the flow of data; and a unique staging memory (SM) which buffers and permutes data. The ARU contains a 128 by 128 array of bit-serial processing elements (PE's). Two-by-four subarrays of PE's are packaged in a custom VLSI HCMOS chip. The staging memory is a large multidimensional-access memory whose primary purpose is to perform a "corner-turning" operation which converts data stored in conventional format to the bit plane format required for ARU processing.

Citation Download Citation

Paul A. Gilmore "The Massively Parallel Processor (MPP): A Large Scale SIMD Processor", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); https://doi.org/10.1117/12.936455

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available