14 September 2001 100-nm gate lithography for double-gate transistors
Author Affiliations +
Abstract
The double gate field effect transistor (FET) is an exploratory device that promises certain performance advantages compared to traditional CMOS FETs. It can be scaled down further than the traditional devices because of the greater electrostatic control by the gates on the channel (about twice as short a channel length for the same gate oxide thickness), has steeper sub-threshold slope and about double the current for the same width. This paper presents lithographic results for double gate FET's developed at IBM's T. J. Watson Research Center. The device is built on bonded wafers with top and bottom gates self-aligned to each other. The channel is sandwiched between the top and bottom polysilicon gates and the gate length is defined using DUV lithography. An alternating phase shift mask was used to pattern gates with critical dimensions of 75 nm, 100 nm and 125 nm in photoresist. 50 nm gates in photoresist have also been patterned by 20% over-exposure of nominal 100 nm lines. No trim mask was needed because of a specific way the device was laid out. UV110 photoresist from Shipley on AR-3 antireflective layer were used. Process windows, developed and etched patterns are presented.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Azalia A. Krasnoperova, Ying Zhang, Inna V. Babich, John Treichler, Jung H. Yoon, Kathryn Guarini, Paul M. Solomon, "100-nm gate lithography for double-gate transistors", Proc. SPIE 4346, Optical Microlithography XIV, (14 September 2001); doi: 10.1117/12.435793; https://doi.org/10.1117/12.435793
PROCEEDINGS
11 PAGES


SHARE
RELATED CONTENT

Impact of mask CD error on wafer CD error at...
Proceedings of SPIE (August 25 1999)
Dual layer inorganic SiON bottom ARC for 0.25 um DUV...
Proceedings of SPIE (June 11 1999)
Submicron MOSFET Fabrication With X-Ray Lithography
Proceedings of SPIE (June 20 1985)
100 nm CMOS gates patterned with 3 sigma below 10...
Proceedings of SPIE (June 05 1998)
High-resolution contact lithography by excimer lasers
Proceedings of SPIE (November 06 2000)

Back to Top