Paper
19 November 2001 New architecture of fast parallel multiplier using fast parallel counter with FPA (first partial product addition)
Mike Myung-Ok Lee, Byung Lok Cho
Author Affiliations +
Proceedings Volume 4593, Design, Characterization, and Packaging for MEMS and Microelectronics II; (2001) https://doi.org/10.1117/12.448866
Event: International Symposium on Microelectronics and MEMS, 2001, Adelaide, Australia
Abstract
In this paper, we proposed a new First Partial product Addition (FPA) architecture with new compressor (or parallel counter) to CSA tree built in the process of adding partial product for improving speed in the fast parallel multiplier to improve the speed of calculating partial product by about 20% compared with existing parallel counter using full Adder. The new circuit reduces the CLA bit finding final sum by N/2 using the novel FPA architecture. A 5.14ns of multiplication speed of the 16X16 multiplier is obtained using 0.25um CMOS technology. The architecture of the multiplier is easily opted for pipeline design and demonstrates high speed performance.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mike Myung-Ok Lee and Byung Lok Cho "New architecture of fast parallel multiplier using fast parallel counter with FPA (first partial product addition)", Proc. SPIE 4593, Design, Characterization, and Packaging for MEMS and Microelectronics II, (19 November 2001); https://doi.org/10.1117/12.448866
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Staring arrays

CMOS technology

Binary data

Chlorine

Logic

Multiplexers

Telecommunications

Back to Top