4 January 2002 Efficient exploitation of parallelism in general purpose processor-based systems for image and video processing applications
Author Affiliations +
This paper proposes a classification of the parallelisms in general-purpose processor based systems in three main categories. One category is the intra-processor parallelism that includes multimedia instructions and superscalar and VLIW architectures. The former takes advantage of data parallelism. The latter benefit from instruction level parallelism. Another category is the inter-processor parallelism. We consider the parallelism between processors inside shared memory symmetric multiprocessor systems and in distributed memory clusters of workstations. Finally, in the last category, main features of the system level parallelism are studied including the input/output operations, the memory hierarchy and the exploitation of external processing. The potential gain is studied for each type of parallelism available in general-purpose processor based systems from a theoretical point of view as well as for existing image and video applications. The results in this paper showed that the exploitation of the different levels of parallelism available in PC workstations can lead to considerable gains in speed when optimizing a multimedia application. Finally the results of this work can be used to influence the design of new multimedia systems and media processors.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eric Debes, Eric Debes, Fulvio Moschetti, Fulvio Moschetti, } "Efficient exploitation of parallelism in general purpose processor-based systems for image and video processing applications", Proc. SPIE 4671, Visual Communications and Image Processing 2002, (4 January 2002); doi: 10.1117/12.453110; https://doi.org/10.1117/12.453110


Lapped-transform-based video coding
Proceedings of SPIE (December 07 2001)
DSP-based real-time video encoding
Proceedings of SPIE (April 19 2000)
Parallel architecture for real-time video communications
Proceedings of SPIE (September 01 1990)
Architectural issues in VLIW video signal processors
Proceedings of SPIE (January 22 1999)
Implementing A 64kbit/s Video Codec On DSP Hardware
Proceedings of SPIE (January 30 1990)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 30 1992)

Back to Top