16 July 2002 Overlay accuracy in 0.18-μm copper dual-damascene process
Author Affiliations +
Abstract
As overlay budgets shrink with design rules, the importance of overlay metrology accuracy increases. We have investigated the overlay accuracy of a 0.18mm design rule Copper-Dual-Damascene process by comparing the overlay metrology results at the After Develop (DI) and After Etch (FI) stages. The comparisons were done on five process layers on production wafers, while ensuring that the DI and FI measurements were always done on the same wafer. In addition, we measured the in-die overlay on one of the process layers (Poly Gate) using a CD-SEM, and compared the results to the optical overlay metrology in the scribe-line. We found that a serious limitation to in-die overlay calibration was the lack of suitable structures measurable by CD-SEM. We will present quantitative results from our comparisons, as well as a recommendation for incorporating CD-SEM-measurable structures in the chip area in future reticle designs.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bernd Schulz, Bernd Schulz, Harry J. Levinson, Harry J. Levinson, Rolf Seltmann, Rolf Seltmann, Joel L. Seligson, Joel L. Seligson, Pavel Izikson, Pavel Izikson, Anat Ronen, Anat Ronen, } "Overlay accuracy in 0.18-μm copper dual-damascene process", Proc. SPIE 4689, Metrology, Inspection, and Process Control for Microlithography XVI, (16 July 2002); doi: 10.1117/12.473477; https://doi.org/10.1117/12.473477
PROCEEDINGS
11 PAGES


SHARE
RELATED CONTENT

Overlay excursion monitoring using SEM image
Proceedings of SPIE (July 15 2002)
Using in-chip overlay metrology
Proceedings of SPIE (March 21 2008)
Double patterning for 32nm and below: an update
Proceedings of SPIE (March 17 2008)

Back to Top