Paper
30 July 2002 Integration of new alignment mark designs in dual inlaid-copper interconnect processes
Scott P. Warrick, Paul C. Hinnen, Richard J. F. van Haren, Chris J. Smith, Henry J. L. Megens, Chong-Cheng Fu
Author Affiliations +
Abstract
In a joint development program between ASML and Motorola a new set of alignment marks have been designed and tested using the ATHENA off-axis alignment system on the ASML scanner. The new marks were analyzed for improved robustness against varying wafer-processing conditions to verify improved overlay capability and stability. These new marks have been evaluated on a set of dual inlaid-copper short flow wafers, with layer stacks consisting of 180 nm technology generation dielectric materials. Typical process variation has been deliberately introduced as part of the designed experiment to study the performance robustness of the new alignment marks. This paper discusses the new mark design and the theoretical reasons for mark design and/or integration change. Results shown in this paper provide initial feedback as to the viability of new variations of ATHENA alignment marks, specifically the SSPM and VSPM. Included in the results is the investigation to further stabilization of alignment signal strength. New ideas that are currently under development, to increase alignment mark signal strength stability, are discussed.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Scott P. Warrick, Paul C. Hinnen, Richard J. F. van Haren, Chris J. Smith, Henry J. L. Megens, and Chong-Cheng Fu "Integration of new alignment mark designs in dual inlaid-copper interconnect processes", Proc. SPIE 4691, Optical Microlithography XV, (30 July 2002); https://doi.org/10.1117/12.474476
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication and 7 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical alignment

Semiconducting wafers

Overlay metrology

Copper

Dielectrics

Scanning probe microscopy

Signal processing

Back to Top