Display bandwidth reduction via latched pixels and processing at the pixel

Bruce Gnade; A. Akinwande; Ranganathan Shashidhar; James O. Larimer

doi:10.1117/12.480931

28 August 2002 Display bandwidth reduction via latched pixels and processing at the pixel

Bruce Gnade, A. Akinwande, Ranganathan Shashidhar, James O. Larimer

Proceedings Volume 4712, Cockpit Displays IX: Displays for Defense Applications; (2002) https://doi.org/10.1117/12.480931
Event: AeroSense 2002, 2002, Orlando, FL, United States

Abstract

The demand for displays with a large number of pixels is being driven by both military and commercial applications. Displays with very high information content are expected to have >1Gigapixels, requiring I/O bandwidth well beyond current integrated circuit technology, if display architectures continue as they have in the past. In this paper we present a concept based on latched pixels and data processing at the pixel level that could provide a significant reduction in display bandwidth.

Citation Download Citation

Bruce Gnade, A. Akinwande, Ranganathan Shashidhar, and James O. Larimer "Display bandwidth reduction via latched pixels and processing at the pixel", Proc. SPIE 4712, Cockpit Displays IX: Displays for Defense Applications, (28 August 2002); https://doi.org/10.1117/12.480931

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available