You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
19 April 2002On-chip synchronous detection for CMOS BDJ optical detector
On-chip electronics performing weak-signal recovery for CMOS BDJ (Buried Double p-n Junction) optical detector is proposed. It includes two identical channels for simultaneous processing of both detector's output signals in continuous-time configuration. Each channel consists of a transimpedance amplifier, a fully differential amplifier, a multiplier and a low-pass filter, thus performing low-noise preamplification and synchronous demodulation. Some key building blocks have been designed with performance optimization. In order to validate the proposed architecture, to verify the system operation and to estimate its performances and characteristics, system-level simulations have been carried out. It has been evaluated that, in a typical case, the integrated system can detect an input optical signal of 21 fW/mm2.
The alert did not successfully save. Please try again later.
Guo Neng Lu, Gerard Sou, A. Aubert, G. Carrillo, A. El Mourabit, "On-chip synchronous detection for CMOS BDJ optical detector," Proc. SPIE 4755, Design, Test, Integration, and Packaging of MEMS/MOEMS 2002, (19 April 2002); https://doi.org/10.1117/12.462813