6 December 2002 Constant-delay MSB-first bit-serial adder
Author Affiliations +
A new MSB-first bit-serial adder/subtracter architecture is proposed. The architecture utilizes a modified Manchester carry chain to accommodate the carry from the future LSB's. The carry chain is shown to have the constant delay of two AND gates and one XOR gate regardless of the operand width, which allows a fast constant operational clock frequency. When compared to the conventional parallel addition approach where the operand bits are stored and then added in parallel, the proposed architecture also provides a significant area saving. It is also shown that the proposed architecture can be generalized for radix-r operands.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chang Yong Kang and Earl E. Swartzlander "Constant-delay MSB-first bit-serial adder", Proc. SPIE 4791, Advanced Signal Processing Algorithms, Architectures, and Implementations XII, (6 December 2002); doi: 10.1117/12.451778; https://doi.org/10.1117/12.451778

Back to Top