6 December 2002 Design alternatives for barrel shifters
Author Affiliations +
Abstract
Barrel shifters are often utilized by embedded digital signal processors and general-purpose processors to manipulate data. This paper examines design alternatives for barrel shifters that perform the following functions: shift right logical, shift right arithmetic, rotate right, shift left logical, shift left arithmetic, and rotate left. Four different barrel shifter designs are presented and compared in terms of area and delay for a variety of operand sizes. This paper also examines techniques for detecting results that overflow and results of zero in parallel with the shift or rotate operation. Several Java programs are developed to generate structural VHDL models for each of the barrel shifters. Synthesis results show that data-reversal barrel shifters have less area and mask-based data-reversal barrel shifters have less delay than other designs. Mask-based data-reversal barrel shifters are especially attractive when overflow and zero detection is also required, since the detection is performed in parallel with the shift or rotate operation.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Matthew R. Pillmeier, Matthew R. Pillmeier, Michael J. Schulte, Michael J. Schulte, Eugene George Walters, Eugene George Walters, "Design alternatives for barrel shifters", Proc. SPIE 4791, Advanced Signal Processing Algorithms, Architectures, and Implementations XII, (6 December 2002); doi: 10.1117/12.452034; https://doi.org/10.1117/12.452034
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Power comparison of SRT and GST dividers
Proceedings of SPIE (October 01 1998)
FPGA realization of a split radix FFT processor
Proceedings of SPIE (May 09 2007)
Flexible arithmetic and logic unit for multimedia processing
Proceedings of SPIE (December 23 2003)
Combined unsigned and two's complement saturating multipliers
Proceedings of SPIE (November 12 2000)
Low-power array multiplier design by topology optimization
Proceedings of SPIE (December 05 2002)

Back to Top