Translator Disclaimer
5 February 2003 New wide-dynamic-range ADC for FPA applications
Author Affiliations +
CMOS image sensors have several clear advantages over CCD image sensors: selective readout, low power, small size, high frame rate, on-chip functionality, and low cost. However CCD image system still dominates over digital camera market, because the CMOS image system has a poor dynamic range and peak signal-to-noise ratio. In this paper, we propose a new enhanced DR and SNR CMOS image sensor with pixel parallel analog-to-digital converter (ADC) and memory. The proposed reset and time-to-digital converter (TDC) increase the well capacity of the image sensor. Consequently, DR and peak SNR are increased simultaneously while other DR enhancement schemes can't increase peak SNR. The circuit reuse concept is proposed to increase the fill factor. We designed and simulated the proposed circuit and achieved 12bit resolution with 1000frames/sec. Power consumption per each pixel is 50nW. DR is increased by 36dB and peak SNR is enhanced by 18dB.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jehyuk Rhee and Youngjoong Joo "New wide-dynamic-range ADC for FPA applications", Proc. SPIE 4796, Low-Light-Level and Real-Time Imaging Systems, Components, and Applications, (5 February 2003);


Compact THz imaging detector
Proceedings of SPIE (May 30 2013)
A high performance multi tap CMOS lock in pixel image...
Proceedings of SPIE (February 21 2017)
On noise in time-delay integration CMOS image sensors
Proceedings of SPIE (May 12 2016)
Memory read out approach for a 0.5 um CMOS image...
Proceedings of SPIE (March 31 1998)
High-sensitivity high-dynamic digital CMOS imager
Proceedings of SPIE (May 14 2001)

Back to Top