25 June 2002 Architecture and implementation for high-bandwidth real-time radar signal transmission and computing application
Author Affiliations +
Proceedings Volume 4863, Java/Jini Technologies and High-Performance Pervasive Computing; (2002) https://doi.org/10.1117/12.472933
Event: ITCom 2002: The Convergence of Information Technologies and Communications, 2002, Boston, MA, United States
Abstract
he design, architecture, and implementation for the high-throughput data transmission and high-performance computing,which are applicable for various real-time radar signal transmission applications over the data network, are presented. With a client-server model, the multiple processes and threads on the end systems operate simultaneously and collaborately to meet the real-time requirement. The design covers the Digitized Radar Signal (DRS) data acquisition and data transmission on the DRS server end as well as DRS data receiving, radar signal parameter computation and parameter transmission on the DRS receiver end. Generic packet and data structures for transmission and inter-process data sharing are constructed. The architecture was successfully implemented on Sun/Solaris workstations with dual 750 MHz UltraSPARC-III processors containing Gigabit Ethernet card. The comparison in transmission throughput over gigabit link between with computation and without computation clearly shows the importance of the signal processing capability on the end-to-end performance. Profiling analysis on the DRS receiver process shows the work-loaded functions and provides guides for improving computing capabilities.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yoong-Goog Cho, V. Chandrasekar, Anura P. Jayasumana, David Brunkow, "Architecture and implementation for high-bandwidth real-time radar signal transmission and computing application", Proc. SPIE 4863, Java/Jini Technologies and High-Performance Pervasive Computing, (25 June 2002); doi: 10.1117/12.472933; https://doi.org/10.1117/12.472933
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

DSP code optimization based on cache
Proceedings of SPIE (March 20 2013)
Digital Beamforming Radar VLSI Processor
Proceedings of SPIE (January 04 1986)
Lasercom crosslinking for satellite clusters
Proceedings of SPIE (June 20 2001)
Design of laser echo data acquisition system based on USB2.0
Proceedings of SPIE (November 29 2012)

Back to Top