Paper
3 July 2002 Hardware implementation of a signaling protocol
Haobo Wang, Malathi Veeraraghavan, Ramesh Karri
Author Affiliations +
Proceedings Volume 4874, OptiComm 2002: Optical Networking and Communications; (2002) https://doi.org/10.1117/12.475295
Event: ITCom 2002: The Convergence of Information Technologies and Communications, 2002, Boston, MA, United States
Abstract
Signaling protocols in switches are primarily implemented in software for two important reasons. First, signaling protocols are quite complex with many messages, parameters and procedures. Second, signaling protocols are updated frequently requiring a certain amount of flexibility for upgrading field implementations. While these are two good reasons for implementing signaling protocols in software, there is an associated performance penalty. Even with state-of-the-art processors, software implementations of signaling protocol are rarely capable of handling over 1000 calls/sec. Correspondingly, call setup delays per switch are in the order of milliseconds. Towards improving performance we implemented a signaling protocol in reconfigurable FPGA hardware. Our implementation demonstrates the feasibility of 100x-1000x speedup vis-a-vis software implementations on state-of-the-art processors. The impact of this work can be quite far-reaching by allowing connection-oriented networks to support a variety of new applications, even those with short call holding times.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Haobo Wang, Malathi Veeraraghavan, and Ramesh Karri "Hardware implementation of a signaling protocol", Proc. SPIE 4874, OptiComm 2002: Optical Networking and Communications, (3 July 2002); https://doi.org/10.1117/12.475295
Lens.org Logo
CITATIONS
Cited by 15 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Switches

Signal processing

Field programmable gate arrays

Interfaces

Clocks

Asynchronous transfer mode

Data transmission

Back to Top