Paper
19 March 2003 Correction of geometric image distortion using FPGAs
David Eadie, Fergal P. Shevlin, Andy Nisbet
Author Affiliations +
Abstract
Many image processing systems have real-time performance constraints. Systems implemented on general purpose processors maximize performance by keeping busy the small fixed number of available functional units such as adders and multipliers. In this paper we investigate the use of programmable logic devices to accelerate the execution of an application. Field Programmable Gate Arrays (FPGAs) can be programmed to generate application specific logic that alters the balance and type(s) of functional units to match application characteristics. In this paper we introduce a correction of geometric image distortion application. Real number support is a requirement in most image processing applications. We examine the suitability of fixed point, floating-point and logarithmic number systems for an FPGA implementation of this image processing application. Performance results are presented in terms of: (1) execution time, and (2) FPGA logic resource requirements.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
David Eadie, Fergal P. Shevlin, and Andy Nisbet "Correction of geometric image distortion using FPGAs", Proc. SPIE 4877, Opto-Ireland 2002: Optical Metrology, Imaging, and Machine Vision, (19 March 2003); https://doi.org/10.1117/12.463765
Lens.org Logo
CITATIONS
Cited by 18 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Clocks

Logic

Distortion

Image processing

Programmable logic devices

Calibration

Back to Top