27 December 2002 No-fault assurance: linking fast process CAD and EDA
Author Affiliations +
A prototype system is proposed for incorporating fast process models with EDA management of layout to identify and help arbitrate locations in a chip that are likely subject to less than ideal process effects. The approach uses pattern matching to find those locations in a layout that have the greatest impact from residual imperfections in manufacturing. For each process under study, the maximal lateral test pattern that maximizes the spillover from the surrounding pattern is first determined. The quantitative impact of the spillover for an actual layout is then assessed through comparing the degree of similarity of the actual pattern in a neighborhood about a critical point to the maximal lateral test pattern and scaling the impact accordingly. This fast-CAD pattern-matching approach is shown to be applicable for analysis of yield reduction due to combined effects of defects and alignment tolerances among mask levels as well as for identifying layout areas affected by reflective notching, CMP dishing and, with less accuracy, heating in laser assisted processing.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Andrew R. Neureuther, Frank E. Gennari, "No-fault assurance: linking fast process CAD and EDA", Proc. SPIE 4889, 22nd Annual BACUS Symposium on Photomask Technology, (27 December 2002); doi: 10.1117/12.467898; https://doi.org/10.1117/12.467898


DFM: magic bullet or marketing hype?
Proceedings of SPIE (May 03 2004)
Laser-generated 3-D prototypes
Proceedings of SPIE (December 01 1991)
Heuristic classification for automated CAPP
Proceedings of SPIE (March 23 1993)
Optimization of dummy pattern for mask data size reduction
Proceedings of SPIE (December 17 2003)
Composition application protocol for AP interoperability
Proceedings of SPIE (March 22 1996)

Back to Top