22 August 2002 Design of high-performance metropolitan area network with a hybrid of CWDM and ETDM technique
Author Affiliations +
Proceedings Volume 4908, Metro and Access Networks II; (2002) https://doi.org/10.1117/12.480713
Event: Asia-Pacific Optical and Wireless Communications 2002, 2002, Shanghai, China
Abstract
A high-performance metropolitan area network has been designed with the combination of coarse wavelength division multiplexing (CWDM) and electrical time division multiplexing (ETDM) techniques. The network consists of n access nodes with each node transmitting and receiving m wavelengths. Virtual multi-channel (VMC) has been achieved at each wavelength via ETDM technique to minimize the data blocking possibility. This network structure has high bandwidth, low communication latency and high performance-to-cost ratio. A prototype network of 6 access nodes has been implemented with 4 virtual channels at each wavelength. The data transmission speed at each wavelength is 1.25 Gbit/s. It can be upgraded to 2.5 Gbit/s. The network has high flexibility and scalability. To further expand the network capacity, multi-wavelength window CWDM technique can be adopted at 1300 nm and 1550 nm simultaneously.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wencai Jing, Wencai Jing, Yimo Zhang, Yimo Zhang, Ge Zhou, Ge Zhou, Jiali He, Jiali He, Haifeng Li, Haifeng Li, Zhaohui Li, Zhaohui Li, Hongxia Zhang, Hongxia Zhang, } "Design of high-performance metropolitan area network with a hybrid of CWDM and ETDM technique", Proc. SPIE 4908, Metro and Access Networks II, (22 August 2002); doi: 10.1117/12.480713; https://doi.org/10.1117/12.480713
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

Virtual multichannel optical ring for computer cluster
Proceedings of SPIE (October 18 2001)
Solving graph problems with dynamic computation structures
Proceedings of SPIE (October 21 1996)
Using the KressArray for reconfigurable computing
Proceedings of SPIE (October 08 1998)
Power-driven FPGA to ASIC conversion
Proceedings of SPIE (May 10 2007)

Back to Top