14 November 2002 Threshold logic parallel counters for 32-bit multipliers
Author Affiliations +
Abstract
In recent years, there has been renewed interest in Threshold Logic (TL), mainly as a result of the development of a number of successful implementations of TL gates in silicon. Threshold Logic enables, in some instances, the design of digital integrated circuits with a significantly reduced transistor count and area. This paper addresses the important problem of designing technologically feasible parallel (m,n) counters for using TL for binary multiplication. A number of counter design techniques are reviewed and some novel parallel counter designs are presented that allow the design of area efficient 32-bit multiplier partial product reduction circuits.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter Celinski, Peter Celinski, Sorin D. Cotofana, Sorin D. Cotofana, Derek Abbott, Derek Abbott, } "Threshold logic parallel counters for 32-bit multipliers", Proc. SPIE 4935, Smart Structures, Devices, and Systems, (14 November 2002); doi: 10.1117/12.477382; https://doi.org/10.1117/12.477382
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT


Back to Top