1 July 2003 Spatial-spectral coherent holographic integrating processor (S2-CHIP): performance analysis and 1.0 GHz experimental demonstration
Author Affiliations +
Proceedings Volume 4988, Advanced Optical Data Storage; (2003) https://doi.org/10.1117/12.501103
Event: Integrated Optoelectronics Devices, 2003, San Jose, CA, United States
The design, performance analysis and experimental demonstration for an analog, broadband, high performance electro-optical signal processor are presented. The Spatial Spectral (S2) Coherent Holographic Integrating Processor, or S2-CHIP, has been developed recently as a broadband core-component for range and mid-to-high pulse repetition frequency radar-signal processing systems, as well as for lidar and radio astronomy applications. In a range radar system, if the transmit and receive RF waveforms are modulated onto a stable optical carrier, the S2 material will perform the analog correlation of the transmit and receive signals to yield the target’s range, and also coherent integrate multiple return results to increase the signal-to-noise-ratio and provide for target velocity determination. Preliminary experimental results are shown of S2-CHIP range processing using a 1.0 Gb/s data rate with 512-bit BPSK pulses. Good range resolution is observed for delays up to 1.0 microsecond. The ability of the processor’s to handle dynamic coding on the transmit RF waveforms is demonstrated.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kristian D Merkel, Kristian D Merkel, Zachary Cole, Zachary Cole, R. Krishna Mohan, R. Krishna Mohan, William Randall Babbitt, William Randall Babbitt, } "Spatial-spectral coherent holographic integrating processor (S2-CHIP): performance analysis and 1.0 GHz experimental demonstration", Proc. SPIE 4988, Advanced Optical Data Storage, (1 July 2003); doi: 10.1117/12.501103; https://doi.org/10.1117/12.501103

Back to Top