8 November 1984 A CCD-Based Parallel Analog Processor
Author Affiliations +
Abstract
The development of a CCD-based parallel analog processor is described. The singleinstruction, multiple-data (SIMD) architecture allows substantial throughput improvements when compared to conventional serial image processing hardware. The heart of the concept is a single-chip array of analog processing elements interconnected with a two-dimensional CCD shift register network. The same analog operation is performed on all cells simultaneously. The device shows great promise in medium resolution (100 x 100) applications (such as guided weapons and robotics) where it can be directly interfaced with a staring focal plane through bump interconnections.
© (1984) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. D. Joseph, P. C.T. Roberts, J. A. Hoschette, B. R. Hanzal, J. C. Schwanebeck, "A CCD-Based Parallel Analog Processor", Proc. SPIE 0501, State-of-the-Art Imaging Arrays and Their Applications, (8 November 1984); doi: 10.1117/12.944668; https://doi.org/10.1117/12.944668
PROCEEDINGS
4 PAGES


SHARE
RELATED CONTENT

IRET - A CCD Focal Plane Image Processor Chip
Proceedings of SPIE (October 11 1989)
CCD Focal Plane Array Analog Image Processor
Proceedings of SPIE (December 16 1989)
Analog Array Processing Of PtSi Focal Plane Imagery
Proceedings of SPIE (December 11 1985)
Analog Image Storage Using Charge-Coupled Devices
Proceedings of SPIE (December 12 1979)
Very High Resolution Fast Image Digitization
Proceedings of SPIE (June 12 1986)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (May 23 1989)

Back to Top