10 July 2003 Resolution enhancement technology requirements for 65-nm node
Author Affiliations +
In this paper, we evaluate various strong and weak resolution enhancement techniques in the context of 65nm technology node requirements. Specifically, we concentrate on a simulation-based performance comparison of the dark-field alternating aperture and chrome-less shifter-shutter phase shifting masks (AAPSM and CLM respectively) for imaging of the critical gate level. Along with the through-pitch aerial image quality, the mask error enhancement factor, proximity effects, and the overall process latitudes are compared. Results show that while there might be multiple approaches in 193nm lithography to pattern isolated and semi-isolated pitches, it is necessary to utilize strong resolution enhancement in order to resovle dense pitches and achieve a sufficient common process performance with required CD control for the 65nm node.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Armen Kroyan, Armen Kroyan, Hua-Yu Liu, Hua-Yu Liu, } "Resolution enhancement technology requirements for 65-nm node", Proc. SPIE 5042, Design and Process Integration for Microelectronic Manufacturing, (10 July 2003); doi: 10.1117/12.485486; https://doi.org/10.1117/12.485486

Back to Top