21 April 2003 Approaching nanoscale integration
Author Affiliations +
Abstract
Technological progress is inevitably linked with decreasing feature size. During the past we have learned that shrinking brings many benefits: Higher speed, lower power consumption (CU²), and higher levels of integration. This manifests itself in giga-speed for processors, highly complex SoCs, and this even for battery operated products like hand-held phones. However, dark clouds are rising on the sky: Processor developers are talking about a power crisis, meaning that they don’t know how to cool their chips. Experts are stating that analog scaling has come to an end. Development and processing cost start to become overwhelming. Why does this happen and how will it continue?
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dieter Draxelmayr, Dieter Draxelmayr, } "Approaching nanoscale integration", Proc. SPIE 5117, VLSI Circuits and Systems, (21 April 2003); doi: 10.1117/12.501347; https://doi.org/10.1117/12.501347
PROCEEDINGS
12 PAGES


SHARE
Back to Top