12 December 2003 Design of a reconfigurable optical microprocessor for smart-pixel applications
Author Affiliations +
The ever increasing demand for communication bandwidth and system interconnectivity has been a motivating factor behind the integration of optoelectronics device and conventional data processing circuitry. Over the last two decades, fiber optic components have become the dominant technology in the telecommunications industry. In last 5 years, optical interconnection techniques have been suggested as a solution to the interconnect density and bandwidth problems faced by electrical systems at the cabinet, PC-board and even chip level. Based on the smart pixel architectures in the last decade, the proposed chip monolithically integrates optical sensors with silicon CMOS based circuitry. This project incorporates an instruction fetch unit (IFU), that fetches the instructions from an external host computer, and a 2D-array of one-bit smart pixels called the processing element (PE). Each PE consists of an ALU, control logic, dual port register memory bank, photo-receiver circuit and associated driver circuits. By tiling these smart pixels in 2D, it is possible to form a programmable smart pixel array that is well suited to read optical page-oriented data types. The CASPR chip contains a 4x4 array of PEs connected to a single IFU. Inter PE communication has been established through nearest neighbor communication. Simultaneous communication to all the PEs is possible through global communication. The instruction set for this architecture is 17-bit long. The chip has been successfully fabricated in 0.5μ technology. We present in this paper the design and initial test results from the recent fabrication.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
V. Sathya Vagheeswar, V. Sathya Vagheeswar, Shankar Raman Krishna Kumar, Shankar Raman Krishna Kumar, Arvind Chokhani, Arvind Chokhani, Fred R. Beyette, Fred R. Beyette, } "Design of a reconfigurable optical microprocessor for smart-pixel applications", Proc. SPIE 5201, Photonic Devices and Algorithms for Computing V, (12 December 2003); doi: 10.1117/12.508047; https://doi.org/10.1117/12.508047


Interleaved IIR filter on delta-sigma modulated signals
Proceedings of SPIE (October 21 1996)
A large scale integration based, signal processor ...
Proceedings of SPIE (July 29 1982)
Neuroprocessor NeuroMatrix NM6403 architectural overview
Proceedings of SPIE (March 21 1999)
Spacelab Data Management
Proceedings of SPIE (January 31 1982)
A Flexible Format Video Sequence Processing Simulation System
Proceedings of SPIE (November 19 1986)

Back to Top