24 December 2003 A comparison of Dadda and Wallace multiplier delays
Author Affiliations +
Abstract
The two well-known fast multipliers are those presented by Wallace and Dadda. Both consist of three stages. In the first stage, the partial product matrix is formed. In the second stage, this partial product matrix is reduced to a height of two. In the final stage, these two rows are combined using a carry propagating adder. In the Wallace method, the partial products are reduced as soon as possible. In contrast, Dadda's method does the minimum reduction necessary at each level to perform the reduction in the same number of levels as required by a Wallace multiplier. It is generally assumed that, for a given size, the Wallace multiplier and the Dadda multiplier exhibit similar delay. This is because each uses the same number of pseudo adder levels to perform the partial product reduction. Although the Wallace multiplier uses a slightly smaller carry propagating adder, usually this provides no significant speed advantage. A closer examination of the delays within these two multipliers reveals this assumption to be incorrect. This paper presents a detailed analysis for several sizes of Wallace and Dadda multipliers. These results indicate that despite the presence of the larger carry propagating adder, Dadda's design yields a slightly faster multiplier.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Whitney J. Townsend, Whitney J. Townsend, Earl E. Swartzlander, Earl E. Swartzlander, Jacob A. Abraham, Jacob A. Abraham, } "A comparison of Dadda and Wallace multiplier delays", Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); doi: 10.1117/12.507012; https://doi.org/10.1117/12.507012
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

Power comparison of SRT and GST dividers
Proceedings of SPIE (October 01 1998)
Constant-delay MSB-first bit-serial adder
Proceedings of SPIE (December 05 2002)
Design alternatives for barrel shifters
Proceedings of SPIE (December 05 2002)
The seven wonders of computer arithmetic
Proceedings of SPIE (October 25 2004)

Back to Top