Paper
24 December 2003 Flexible arithmetic and logic unit for multimedia processing
Author Affiliations +
Abstract
Novel arithmetic units are needed to achieve the cost, performance, power, and functionality requirements of emerging multimedia systems. This paper presents the design and implementation of a 64-bit arithmetic and logic unit (ALU) for multimedia processing. The 64-bit ALU supports subword-parallel processing by allowing one 64-bit, two 32-bit, four 16-bit, or eight 8-bit operations to be performed in parallel. In addition to conventional ALU operations, the ALU also supports several operations for enhanced multimedia processing including parallel compare, parallel average, parallel minimum, parallel maximum, and parallel shift and add. To efficiently implement a variety of multimedia applications, the ALU supports saturating and wrap-around arithmetic operations on unsigned and two's complement operands. This paper compares the area and delay of the 64-bit multimedia ALU to those of a more conventional 64-bit ALU.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Murugappan Senthilvelan and Michael J. Schulte "Flexible arithmetic and logic unit for multimedia processing", Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); https://doi.org/10.1117/12.506559
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Multimedia

Signal generators

Digital signal processing

Logic

Signal processing

Multiplexers

Image processing

RELATED CONTENT

A (Micro) Programmable Digital Image Processing System
Proceedings of SPIE (October 26 1983)
Design alternatives for barrel shifters
Proceedings of SPIE (December 06 2002)
The seven wonders of computer arithmetic
Proceedings of SPIE (October 26 2004)
Packed arithmetic on a prefix adder (PAPA)
Proceedings of SPIE (December 06 2002)
Combined unsigned and two's complement saturating multipliers
Proceedings of SPIE (November 13 2000)

Back to Top