24 December 2003 Two-dimensional signal gating for low power in high-performance multipliers
Author Affiliations +
We propose two-dimensional signal gating for high-performance multipliers including tree multipliers and array multipliers with an upper/lower left-to-right leapfrog (ULLRLF) structure. In ULLRLF array multipliers, the G-Y gating line follows the boundary of existing upper/lower partitioning. The G-X gating line goes through the upper and lower LRLF arrays. In tree multipliers, the G-Y gating line follows the existing partitioning of tree branches. The G-X line goes through all carry-save adders for partial product reduction. Because of the irregularity of the tree reduction structure, signal gating in tree multipliers is more complex than that in array multipliers. Experimental results indicate that two-dimensional gating is quite efficient in high-performance multipliers, with 65% power reduction under test data with large dynamic range.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Zhijun Huang, Zhijun Huang, Milos D. Ercegovac, Milos D. Ercegovac, } "Two-dimensional signal gating for low power in high-performance multipliers", Proc. SPIE 5205, Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, (24 December 2003); doi: 10.1117/12.507366; https://doi.org/10.1117/12.507366


Low power high performance GaAs SCL cell family for signal...
Proceedings of SPIE (September 30 1990)
Arithmetic processor design for the T9000 transputer
Proceedings of SPIE (November 30 1991)
Optimization of the final adder stage of fast multipliers
Proceedings of SPIE (September 02 2008)
Systolic Array Processor Implementation
Proceedings of SPIE (July 29 1982)
Data path allocation for low power in high-level synthesis
Proceedings of SPIE (October 23 2000)
Implementation of a speculative Ling adder
Proceedings of SPIE (August 24 2009)

Back to Top