A fast and accurate validation technique for operating system in multiprocessor system-on-chip design

Iuliana Bacivarov; Ahmed A. Jerraya; Sungjoo Yoo

doi:10.1117/12.520078

30 September 2003 A fast and accurate validation technique for operating system in multi-processor system-on-chip design

Iuliana Bacivarov, Ahmed A. Jerraya, Sungjoo Yoo

Author Affiliations +

Proceedings Volume 5227, Advanced Topics in Optoelectronics, Microelectronics, and Nanotechnologies; (2003) https://doi.org/10.1117/12.520078
Event: 2003 Chapter books, 2003, Bellingham, WA, United States

Abstract

Modern electronic system design is based on integrating heterogeneous components (μP, DSP, ASIC, memories, buses, MEMS, MOEMS, etc.) on a single chip. These highly integrated systems are commonly known as System-on-Chip (SoC). System validation by HW-SW co-simulation can enhance the quality of a System-on-Chip (SoC) design. In this paper, we present a SW simulation model for both operating system and application. The model gives fast simulation exploiting the native execution of OS and application SW. For accurate simulation, it enables timing simulation with several levels of timing delay granularities, which enables the designer to have trade-off between simulation speed and accuracy. For timing delay estimation, the OS and application SW codes are compiled for a target processor and the delay of each assembly instruction is calculated. Then, according to the granularity of timing delay chosen by the designer, delays are annotated into the OS and application SW codes. For HW-SW co-simulation of the entire SoC, the execution of proposed model, we present a bus functional model (BFM). The BFM exchanges simulation events between HW and SW simulation while synchronizing their timing simulation. The technique proposed in this paper could be useful for complex heterogeneous system validation and design.

Citation Download Citation

Iuliana Bacivarov, Ahmed A. Jerraya, and Sungjoo Yoo "A fast and accurate validation technique for operating system in multi-processor system-on-chip design", Proc. SPIE 5227, Advanced Topics in Optoelectronics, Microelectronics, and Nanotechnologies, (30 September 2003); https://doi.org/10.1117/12.520078

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available