19 August 2003 High-speed clock recovery with phase-locked-loop-based on LiNbO3 modulators
Author Affiliations +
Abstract
In this paper, we present a scheme for recovering 10 GHz clock from 40 Gb/s and 80 Gb/s time division multiplexed (TDM) return to zero (RZ) data stream. The proposed clock recovery is successfully demonstrated using an electrical phase locked loop (PLL). The jitter of the recovered clock is estimated to be around 50 fs. The key part in the proposed clock recovery circuit is a LiNbO3 Mach-Zehnder modulator which is shown to be highly effective in optical to electrical down conversion.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Guanghao Zhu, Hongmin Chen, Qiang Wang, Niloy K. Dutta, "High-speed clock recovery with phase-locked-loop-based on LiNbO3 modulators", Proc. SPIE 5247, Optical Transmission Systems and Equipment for WDM Networking II, (19 August 2003); doi: 10.1117/12.510182; https://doi.org/10.1117/12.510182
PROCEEDINGS
7 PAGES


SHARE
Back to Top