Translator Disclaimer
30 March 2004 A 1-GHz differential second-order low-pass sigma-delta modulator in CMOS for wireless receivers
Author Affiliations +
This paper presents the design of a 1 GHz continuous-time second order Lowpass Sigma Delta Modulator (LPSDM). The design is intended to meet the future requirements of wideband wireless receivers. The continuous-time Noise Transfer Function (NTF) for the modulator is realized using two Gm-C integrators with negative transconductance feedback and three linearized Gm elements. A three-stage delayed comparator is employed for designing the one bit quantizer, therefore a delayed NTF had to be synthesized. The presented target design is 0.18μm CMOS process. The designed chip uses both 3.3V and 1.8V MOSFETs and consumes 80mW including the clock driver and the output buffer. The performance of the modulator based on post layout simulation is 11 bits for a 5 MHz bandwidth and 8.6 bits for an 11MHz bandwidth.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yingbo Zhu, Said F. Al-Sarawi, and Michael Liebelt "A 1-GHz differential second-order low-pass sigma-delta modulator in CMOS for wireless receivers", Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004);


The Development Of Long-Wavelength Optical Receivers
Proceedings of SPIE (August 15 1984)
Ultrabroadband optical receivers: a comparative study
Proceedings of SPIE (December 17 1992)
Development of a CMOS 310 Mb s receiver for free...
Proceedings of SPIE (February 06 2001)
A Low Noise Receiver For Free Space Optical Links
Proceedings of SPIE (October 06 1989)
Monolithic Integration Of InGaAs PIN FET From simple...
Proceedings of SPIE (July 09 1986)

Back to Top