Paper
30 March 2004 Control unit implementation for a reconfigurable ADC
Author Affiliations +
Proceedings Volume 5274, Microelectronics: Design, Technology, and Packaging; (2004) https://doi.org/10.1117/12.530150
Event: Microelectronics, MEMS, and Nanotechnology, 2003, Perth, Australia
Abstract
A control unit has been proposed, which is used to reconfigure a pipeline ADC for a mobile terminal receiver that can drastically reduce the power dissipation dependent on adjacent channel interference. The proposed design automatically scales the word length by monitoring the quantization noise along the in-band and out-of-bands powers in the UTRA-TDD spectrum. The new ADC performance was evaluated in a simulation UTRA-TDD environment because of the large near far problem caused by adjacent channel interference from adjacent mobiles and base stations. Results show that by using the control unit to reconfigure the ADC, up to 88% power dissipation could be saved, when compared to a fixed 16 bits ADC without the use of the control unit. This will prolong talk and standby time in a moble terminal.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Aleksandar Stojcevski, Vidya Vibhute, Jugdutt Singh, and Aladin Zayegh "Control unit implementation for a reconfigurable ADC", Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004); https://doi.org/10.1117/12.530150
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Quantum efficiency

Digital signal processing

Clocks

Quantization

Receivers

Control systems

Safety

RELATED CONTENT

FPGA mezzanine card DSP module
Proceedings of SPIE (October 06 2011)
HDTV codec for high rate transmission on fiber optic links
Proceedings of SPIE (November 04 1993)
Real-time multicast with scalable reliability
Proceedings of SPIE (October 07 1998)
Embedded-processor architecture for parallel DSP algorithms
Proceedings of SPIE (October 22 1996)

Back to Top