30 March 2004 Gate-leakage-tolerant circuits in deep sub-100-nm CMOS technologies
Author Affiliations +
Abstract
The leakage power consumption in deep sub-100nm CMOS systems is projected to become a significant part of the total power dissipation. Although the dual Vt CMOS process helps reduce the subthreshold leakage current, the gate leakage problem poses a significant design challenge. We introduce gate leakage tolerant circuits. We describe two new circuit techniques to suppress gate leakage currents in dual Vt Domino circuits. In standby mode, proposed circuits generate low inputs and low outputs for all Domino stages to suppress gate leakage currents in the NMOS logic tree. Simulation results using 45nm BSIM4 SPICE models for 32-bit adders show that adders using the two proposed circuits can reduce the standby gate leakage by 66% and 90%, respectively. Proposed adders have 7% active power overhead to achieve the same speed as single Vt domino adder and the area penalty is minimal with careful layout.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sung-Mo Kang, Sung-Mo Kang, Ge Yang, Ge Yang, Zhongda Wang, Zhongda Wang, "Gate-leakage-tolerant circuits in deep sub-100-nm CMOS technologies", Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004); doi: 10.1117/12.530278; https://doi.org/10.1117/12.530278
PROCEEDINGS
11 PAGES


SHARE
RELATED CONTENT

A new domino failure mechanism in deep sub 100 nm...
Proceedings of SPIE (March 29 2004)
Micropower supply for electrostatic micromotors
Proceedings of SPIE (December 17 1995)
Resizing methodology for CMOS analog circuits
Proceedings of SPIE (May 09 2007)
Special simulator to study metastability
Proceedings of SPIE (August 22 2000)

Back to Top