25 September 2003 A VLSI architecture for lifting-based wavelet transform with power efficient
Author Affiliations +
Proceedings Volume 5286, Third International Symposium on Multispectral Image Processing and Pattern Recognition; (2003) https://doi.org/10.1117/12.538858
Event: Third International Symposium on Multispectral Image Processing and Pattern Recognition, 2003, Beijing, China
Abstract
In this paper, an efficient VLSI architecture for biorthogonal 9/7 wavelet transform by lifting scheme is presented. The proposed architecture has many advantages including, symmetrical forward and inverse wavelet transform as a result of adopting pipeline parallel technique, as well as area and power efficient because of the decrease in the amount of memory required together with the reduction in the number of read/write accesses on account of using embedded boundary data-extension technique. We have developed a behavioral Verilog HDL model of the proposed architecture, which simulation results match exactly that of the Matlab code simulations. The design has been synthesized into XILINX xcv50e-cs144-8, and the estimated frequency is 100MHz.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chengyi Xiong, Chengyi Xiong, Sheng Zheng, Sheng Zheng, Jinwen Tian, Jinwen Tian, Jian Liu, Jian Liu, } "A VLSI architecture for lifting-based wavelet transform with power efficient", Proc. SPIE 5286, Third International Symposium on Multispectral Image Processing and Pattern Recognition, (25 September 2003); doi: 10.1117/12.538858; https://doi.org/10.1117/12.538858
PROCEEDINGS
5 PAGES


SHARE
Back to Top