Translator Disclaimer
19 April 2004 Design and implementation of a fully programmable MPEG-2 transport demultiplexer for an STB application on DM642
Author Affiliations +
Proceedings Volume 5309, Embedded Processors for Multimedia and Communications; (2004)
Event: Electronic Imaging 2004, 2004, San Jose, California, United States
The DM642 is a next generation multimedia processor with a power full C64x DSP core and rich set of peripherals to meet the f requirements of various video applications. The STB is one of the widely used applications in audio-video broadcast arena. The MPEG-2 transport demultiplexer is the core front-end module in the STB application. An Optimized demultiplexer fully programmable architecture and a software implementation using DM642 is presented in this paper. This architecture fully utilizes the CPU power and the support available from the peripherals. The support includes PCR clock recovery, which is very critical for the entire STB application. The data flow and the control flow is tuned optimally in order to minimize the system overheads by reducing data bandwidth requirement and enhancing cache performance. This paper also describes techniques to parse the data efficiently by leveraging on 32-bit instructions and 64-bit load/store data access provided by the advanced C64x architecture. The benchmarks of the demultiplexer with a few typical transport streams are presented at the end.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ratna M. Reddy and Satish Arora "Design and implementation of a fully programmable MPEG-2 transport demultiplexer for an STB application on DM642", Proc. SPIE 5309, Embedded Processors for Multimedia and Communications, (19 April 2004);


MPEG audio-video synchronization
Proceedings of SPIE (January 17 1997)
Survey of architectures for media processing
Proceedings of SPIE (June 18 1998)
Lip synchronization within an adaptive VOD system
Proceedings of SPIE (January 24 1997)
System on chip architecture with media DSP and RISC core...
Proceedings of SPIE (February 10 2006)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top