19 April 2004 Programmable inner-product enhanced associative processor array
Author Affiliations +
Abstract
Associative Processors have become popular because of their ability to perform parallel operations in massive scale. The use of Associative Processors especially for MPEG4/H.263 video coding was found to have low power consumption. However they lack the ability to perform computationally intensive block transforms. The paper discusses requirements for video processing and shows how Associative Processors are more suited for video coding than RISC architectures. We highlight the various drawbacks of using Associative Processors for video coding and propose a new Distributed Arithmetic based enhancement to the architecture that provides greater flexibility in the implementation of video coding algorithms. These modifications help in faster computation of DCT and simulations of the proposed enhancement show that MPEG 4 simple profile encoder can be implemented in less than 10 MIPS.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Subhash C. Balam, Subhash C. Balam, Karthik Hariharakrishnan, Karthik Hariharakrishnan, Dan Schonfeld, Dan Schonfeld, } "Programmable inner-product enhanced associative processor array", Proc. SPIE 5309, Embedded Processors for Multimedia and Communications, (19 April 2004); doi: 10.1117/12.530897; https://doi.org/10.1117/12.530897
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Lapped-transform-based video coding
Proceedings of SPIE (December 07 2001)
Video compression by coefficient compensation
Proceedings of SPIE (May 02 1994)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 30 1992)

Back to Top