Reconfigurable hardware/software cosimulation platform for media processor

Hao Wu; Peng Liu; Weidong Wang; Zhong Cai; Qingdong Yao

doi:10.1117/12.527231

19 April 2004 Reconfigurable hardware/software cosimulation platform for media processor

Hao Wu, Peng Liu, Weidong Wang, Zhong Cai, Qingdong Yao

Proceedings Volume 5309, Embedded Processors for Multimedia and Communications; (2004) https://doi.org/10.1117/12.527231
Event: Electronic Imaging 2004, 2004, San Jose, California, United States

Abstract

Hardware/software co-simulation is a key step in hardware/software co-design flow. In this paper, a reconfigurable co-simulation platform called MPSP for media processor is described. This platform can be configured on both hardware and software quickly to accommodate different media processor for different simulation specification. The design of co-simulation environment on MPSP is based on library. A reconfigurable IP library and a software pack with API interface are provided as a part of MPSP. Based on this platform, the FPGA based co-simulation processing is greatly accelerated.

Citation Download Citation

Hao Wu, Peng Liu, Weidong Wang, Zhong Cai, and Qingdong Yao "Reconfigurable hardware/software cosimulation platform for media processor", Proc. SPIE 5309, Embedded Processors for Multimedia and Communications, (19 April 2004); https://doi.org/10.1117/12.527231

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available