24 May 2004 Quantification of CD-SEM wafer global charging effect on CD and CD uniformity of 193-nm lithography
Author Affiliations +
Proceedings Volume 5375, Metrology, Inspection, and Process Control for Microlithography XVIII; (2004); doi: 10.1117/12.536147
Event: Microlithography 2004, 2004, Santa Clara, California, United States
Abstract
For 90 nm technology and below, we need to fight for every nanometer to improve the CD uniformity (CDU). New materials, especially for low-k material, bring about not only complicated integration challenges, but also new metrology difficulties such as SEM image focus failure if using low landing energy (300V) on charging wafer (e.g. -300V). The wafer global charging will also distort the CD SEM magnification and result in CD measurement error. CD SEM venders propose that the distortion be corrected by voltage contrast focus. In order to compare and quantify the measurement error correction with and without using retarding voltage focus, ArF resist non-uniform charging wafers (~ -300V) and low charging wafers (~ -7V) were prepared. Low landing energy like 300V is one of the solutions for ArF resist shrinkage. However, as the low landing energy (300V) meets the high global charging wafer (-300V), SEM cannot get sufficient secondary electron signal to construct image. Therefore, two landing voltages 500eV and 800eV were chosen for the evaluation. Three pitches 1600 nm, 460 nm and 230 nm were investigated. Two indexes are used to evaluate the wafer global charging effect on CD and CDU. One is within-wafer pitch uniformity for determining the CD SEM magnification error. The other is ArF-resist-shrinkage amplitude used to estimate the effective landing energy at charging area. The experimental results show that the pitch uniformity difference with and without using retarding focus can be larger than 2.5 nm. Similar phenomenon is also found for the line width uniformity. Resist shrinkage amplitude is significantly reduced at the highly charged area. Both results show that accurate focus procedure, i.e. retarding voltage focus employing first, is the key to reduce the CD metrology tool measurement error and improve CDU.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chih-Ming Ke, Hsueh-Liang Hung, Anderson Chang, Jeng-Horng Chen, Tsai-Sheng Gau, Yao-Ching Ku, Burn Jeng Lin, Tadashi Otaka, Kazuhiro Ueda, Hiroki Kawada, Hiroaki Nomura, Nelson Ren, "Quantification of CD-SEM wafer global charging effect on CD and CD uniformity of 193-nm lithography", Proc. SPIE 5375, Metrology, Inspection, and Process Control for Microlithography XVIII, (24 May 2004); doi: 10.1117/12.536147; https://doi.org/10.1117/12.536147
PROCEEDINGS
10 PAGES


SHARE
KEYWORDS
Semiconducting wafers

Scanning electron microscopy

Critical dimension metrology

Lithography

Metrology

Silicon

Standards development

Back to Top