Accurate gate CD control through the full-chip area using the dual model in the model-based OPC

Ji-Suk Hong; Chul-Hong Park; Dong-Hyun Kim; Soo-Han Choi; Yong-Chan Ban; Yoo-Hyon Kim; Moon-Hyun Yoo; Jeong-Taek Kong

doi:10.1117/12.535027

28 May 2004 Accurate gate CD control through the full-chip area using the dual model in the model-based OPC

Ji-Suk Hong, Chul-Hong Park, Dong-Hyun Kim, Soo-Han Choi, Yong-Chan Ban, Yoo-Hyon Kim, Moon-Hyun Yoo, Jeong-Taek Kong

Proceedings Volume 5377, Optical Microlithography XVII; (2004) https://doi.org/10.1117/12.535027
Event: Microlithography 2004, 2004, Santa Clara, California, United States

Abstract

Sub-wavelength lithography has made the OPC (Optical Proximity Correction) technology one of the most precious commodities for the fabrication of semiconductor devices. Highly accurate gate CD (Critical Dimension) control and design rule shrinkage have become possible through the development of the OPC technology. Nevertheless, the device specifications require a more accurate gate CD control than the current OPC tools can cope with. For the model-based OPC to meet this tight CD specification, the model calibration process is very important. Current model-based OPC tools use their OPC models which usually cover the full-chip area with one universal model calibrated by comparing the empirical CD with the simulated CD of specially designed test patterns. Despite its safety, a single model for the full-chip OPC is not accurate for 2-dimensional patterns, and does not take into account the long-range effects of the patterning process such as flare noise or macro loading effect which is closely related to pattern density. In this work, we suggest a novel idea that applies the dual model to a single OPC process. We have found out that the CD trends of the patterns in the core and peripheral region of a memory chip differ from each other so that it is difficult to apply the same model for both regions. For the 110nm DRAM devices with 248nm lithography, we can reduce the gate CD variation up to 40% using the dual model OPC compared with the single model OPC. Since the dual model OPC uses two different models for a correction process, it should be carefully applied not to lose the conformity between the empirical process condition and the physical parameters of the models. The proposed dual model calibrated by the conservative modeling process reduces the gate CD variation by 50% compared with the single model OPC for a 90-nm DRAM device with 193nm lithography.

Citation Download Citation

Ji-Suk Hong, Chul-Hong Park, Dong-Hyun Kim, Soo-Han Choi, Yong-Chan Ban, Yoo-Hyon Kim, Moon-Hyun Yoo, and Jeong-Taek Kong "Accurate gate CD control through the full-chip area using the dual model in the model-based OPC", Proc. SPIE 5377, Optical Microlithography XVII, (28 May 2004); https://doi.org/10.1117/12.535027

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available