Double exposure to reduce overall line-width variation of 80-nm DRAM gate

Won Kwang Ma; Chang-Moon Lim; Se Young Oh; Byung Ho Nam; Seung Chan Moon; Ki Soo Shin

doi:10.1117/12.536358

28 May 2004 Double exposure to reduce overall line-width variation of 80-nm DRAM gate

Won Kwang Ma, Chang-Moon Lim, Se Young Oh, Byung Ho Nam, Seung Chan Moon, Ki Soo Shin

Author Affiliations +

Proceedings Volume 5377, Optical Microlithography XVII; (2004) https://doi.org/10.1117/12.536358
Event: Microlithography 2004, 2004, Santa Clara, California, United States

Abstract

As design rule shrinks down continuously, various technology have been developed to extend the resolution limits of lithography. One of those is Double Exposure Technology(DET). This paper is about not only resolution improvement but also Critical Dimension(CD) variation reduction with DET. As the design rule shrinks below 100nm, the core/peripheral area where we used to think we had sufficient margin is becoming the bottle neck for device fabrication. In this paper, in order to compare optimized single exposure (cell focus) and DET (cell, core/peripheral focus) for critical dimension uniformity(CDU) on cell and core/peripheral area, CDU was measured from wafer by use of simulation and measurement. Gate layer of DRAM device was used for the experiment. Exposure condition for the single exposure was set to crosspole and for DET, dipole and conventional respectively. Optical proximity correction(OPC) was done with in-house simulation tool on stiching area of the double exposure experiment. Same exposure tool and same process condition were used for each experiment and only the exposure condition was changed to compare local CDU, intra-field CDU, wafer CDU to find out how much CD variation can be reduced.

Citation Download Citation

Won Kwang Ma, Won Kwang Ma, Chang-Moon Lim, Chang-Moon Lim, Se Young Oh, Se Young Oh, Byung Ho Nam, Byung Ho Nam, Seung Chan Moon, Seung Chan Moon, Ki Soo Shin, Ki Soo Shin, "Double exposure to reduce overall line-width variation of 80-nm DRAM gate", Proc. SPIE 5377, Optical Microlithography XVII, (28 May 2004); doi: 10.1117/12.536358; https://doi.org/10.1117/12.536358

ACCESS THE FULL ARTICLE

PERSONAL SIGN IN
Full access may be available with your subscription

Email or Username Forgot your username?

Password Forgot your password?

Show

Remember Email/Username on this computer

Remember Password

No SPIE account? Create an account
or Institutional Sign In via Shibboleth

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $14.40

Non-members: $18.00 ADD TO CART

Show All Keywords

Keywords/Phrases

Search In:

Publication Years