RET integration of CPL technology for random logic

Stephen D. Hsu; Douglas J. Van Den Broeke; J. Fung Chen; Xuelong Shi; Michael Hsu; Thomas L. Laidig; Will Conley; Lloyd C. Litt; Wei Wu

doi:10.1117/12.537414

28 May 2004 RET integration of CPL technology for random logic

Stephen D. Hsu, Douglas J. Van Den Broeke, J. Fung Chen, Xuelong Shi, Michael Hsu, Thomas L. Laidig, Will Conley, Lloyd C. Litt, Wei Wu

Author Affiliations +

Proceedings Volume 5377, Optical Microlithography XVII; (2004) https://doi.org/10.1117/12.537414
Event: Microlithography 2004, 2004, Santa Clara, California, United States

Abstract

As IC fabrication processes are maturing for the 130nm node, IC devices manufacturers are focusing on 90nm device manufacturing at ever-lower k₁ values. Driven by cost savings, many integrated device manufacturers (IDMs) and foundries are working toward patterning critical mask layers of 90nm designs using high numerical aperture KrF exposure tools. The goal of this study is to find out whether KrF can be successfully used instead of ArF for fabricating 90nm devices. This exercise will help to gain learning for the upcoming 65nm node, where the early manufacturing phase will also be carried out at a similar k₁ of near 0.3 using ArF. For high volume wafer production, the cost and throughput are in favor of using a single exposure PSM technique vs. the two masks and double exposure technique required for alternating phase shift masks (altPSM). The high mask cost of altPSM also discourages its use for low volume manufacturing. The two leading candidates candidates for 90nm node using KrF are: 6% attenuated PSM and CPL Technology. In this work, we present a methodology on how to use transmission tuning to achieve the best process latitude for patterning poly gate layer. First, we analyze the diffraction patterns from 6% attPSM and CPL mask features and identify the optimum transmission for various pitches. Next we describe how CPL mask can be used as a variable transmission attenuated mask to produce the best through pitch imaging performance and show a practical implementation method for applying to real device designs. Then we demonstrate how to integrate the optimized transmission tuning into the data process and OPC flow for generating CPL mask. Finally, we provide an example experimental result on a real device pattern.

Citation Download Citation

Stephen D. Hsu, Douglas J. Van Den Broeke, J. Fung Chen, Xuelong Shi, Michael Hsu, Thomas L. Laidig, Will Conley, Lloyd C. Litt, and Wei Wu "RET integration of CPL technology for random logic", Proc. SPIE 5377, Optical Microlithography XVII, (28 May 2004); https://doi.org/10.1117/12.537414

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available