22 July 2004 FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments
Author Affiliations +
Proceedings Volume 5484, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments II; (2004) https://doi.org/10.1117/12.568878
Event: Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments II, 2003, Wilga, Poland
Abstract
The paper describes a behavioral model of fast, pipeline sorter dedicated to electronic triggering applications in the experiments of high energy physics (HEP). The sorter was implemented in FPGA for the RPC Muon Detector of CMS experiment (LHC accelerator, CERN) and for Backing Calorimeter (BAC) in ZEUS experiment (HERA accelerator, DESY). A general principle of the applied sorting algorithm was presented. The implementation results were debated in detail for chosen FPGA chips by ALTERA and XILINX manufactures. The realization costs have been calculated as function of system parameters.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Krzysztof T. Pozniak, Krzysztof T. Pozniak, } "FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments", Proc. SPIE 5484, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments II, (22 July 2004); doi: 10.1117/12.568878; https://doi.org/10.1117/12.568878
PROCEEDINGS
10 PAGES


SHARE
Back to Top