Translator Disclaimer
6 December 2004 LER characterization and impact on 0.13-μm lithography for OPC modeling
Author Affiliations +
This paper presents Line Edge Roughness (LER) characterization for Tower Semiconductor 0.13um Standard Logic technology with advanced OPC modeling. First the applicability of top-view CD-SEM and AFM for LER measurement of poly-Si transistor gate characterization is studied. Then the influence of aerial image contrast and the gradient of the photoactive component on LER is reviewed and the possibility of minimizing LER by optimizing process conditions is considered. Finally the impact of LER on OPC model accuracy is reviewed. Model predictability with and without LER taken into account is compared.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter Nikolsky, Rama Tweg, Enna Altshuler, and Eitan N. Shauly "LER characterization and impact on 0.13-μm lithography for OPC modeling", Proc. SPIE 5567, 24th Annual BACUS Symposium on Photomask Technology, (6 December 2004);

Back to Top