Proposed scheme for parallel 10Gb/s VSR system and its verilog HDL realization

Yi Zhou; Hongda Chen; Chao Zuo; Jiuchun Jia; Rongxuan Shen; Xiongbin Chen

doi:10.1117/12.573264

11 February 2005 Proposed scheme for parallel 10Gb/s VSR system and its verilog HDL realization

Yi Zhou, Hongda Chen, Chao Zuo, Jiuchun Jia, Rongxuan Shen, Xiongbin Chen

Proceedings Volume 5625, Optical Transmission, Switching, and Subsystems II; (2005) https://doi.org/10.1117/12.573264
Event: Asia-Pacific Optical Communications, 2004, Beijing, China

Abstract

This paper proposes a novel and innovative scheme for 10Gb/s parallel Very Short Reach (VSR) optical communication system. The optimized scheme properly manages the SDH/SONET redundant bytes and adjusts the position of error detecting bytes and error correction bytes. Compared with the OIF-VSR4-01.0 proposal, the scheme has a coding process module. The SDH/SONET frames in transmission direction are disposed as follows: (1) The Framer-Serdes Interface (FSI) gets 16×622.08Mb/s STM-64 frame. (2) The STM-64 frame is byte-wise stripped across 12 channels, all channels are data channels. During this process, the parity bytes and CRC bytes are generated in the similar way as OIF-VSR4-01.0 and stored in the code process module. (3) The code process module will regularly convey the additional parity bytes and CRC bytes to all 12 data channels. (4) After the 8B/10B coding, the 12 channels is transmitted to the parallel VCSEL array. The receive process approximately in reverse order of transmission process. By applying this scheme to 10Gb/s VSR system, the frame size in VSR system is reduced from 15552×12 bytes to 14040×12 bytes, the system redundancy is reduced obviously.

Citation Download Citation

Yi Zhou, Hongda Chen, Chao Zuo, Jiuchun Jia, Rongxuan Shen, and Xiongbin Chen "Proposed scheme for parallel 10Gb/s VSR system and its verilog HDL realization", Proc. SPIE 5625, Optical Transmission, Switching, and Subsystems II, (11 February 2005); https://doi.org/10.1117/12.573264

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
5 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Error control coding

Receivers

Interfaces

Telecommunications

Vertical cavity surface emitting lasers

Optical communications

Array processing

Show All Keywords

Keywords/Phrases

Search In:

Publication Years