8 February 2005 Design of the SPI interface of 10-gigabit ethernet with FPGA
Author Affiliations +
Abstract
Due to its low cost and packet data efficiency, Ethernet has been one of the most influential technologies for Local Area Networks (LAN). Moreover, the 10-Gigabit Ethernet has begun to move Ethernet from the LAN out to encompass the metro area network. The technology features, protocol architecture and the frame format are introduced. In order to realize the logical boundary between the physical layer and the link layer, the protocol of SPI (System Packet Interface) level4 is adopted. A method of realizing the SPI interface of 10-Gigabit Ethernet is put forward and the function block diagram is presented. In order to reduce the power waste of the chip, the parallel algorithm is chosen in the design.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hong Chen, Zhao Liu, Li Su, Depeng Jin, Lieguang Zeng, "Design of the SPI interface of 10-gigabit ethernet with FPGA", Proc. SPIE 5626, Network Architectures, Management, and Applications II, (8 February 2005); doi: 10.1117/12.571689; https://doi.org/10.1117/12.571689
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

Virtual multichannel optical ring for computer cluster
Proceedings of SPIE (October 18 2001)
On designing of LCAS over VCAT for an EOS chip
Proceedings of SPIE (February 08 2005)
Status Of Standards For Fiber Optic Lans Today
Proceedings of SPIE (January 01 1987)
The future direction of ITU T SG4 and application of...
Proceedings of SPIE (April 15 2004)

Back to Top