Translator Disclaimer
4 January 1986 Arithmetic Frequency Synthesis Using A Systolic Array
Author Affiliations +
Abstract
A systolic clock generator has been designed and built with 320 identical computing elements on a single VLSI chip which can provide a considerable increase in the rate at which an accumulator may be used to produce a variable frequency clock. A single Arithmetic Frequency Synthesizer (AFS) chip (with appropriate external circuitry), having the equivalent of sixteen accumulators, can provide a programmable clock at frequencies sixteen times greater than that obtainable with a single accumulator. By using up to four AFS chips in parallel, a 64 times improvement of the system output clock frequency may be obtained.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Douglas N. Curry "Arithmetic Frequency Synthesis Using A Systolic Array", Proc. SPIE 0564, Real-Time Signal Processing VIII, (4 January 1986); https://doi.org/10.1117/12.949708
PROCEEDINGS
6 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

VLSI Reed-Solomon decoder
Proceedings of SPIE (October 31 1992)
VLSI circuit and systems for microphotonic applications
Proceedings of SPIE (January 05 2006)
Systolic Array Processor Implementation
Proceedings of SPIE (July 29 1982)
A VLSI architecture for real time signal FFT based on...
Proceedings of SPIE (September 30 2011)

Back to Top