Translator Disclaimer
8 March 2005 Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture
Author Affiliations +
Consumer electronics products are multi-functional devices that combine a set of media applications. Media data in such products is largely processed in heterogeneous multiprocessor subsystems that are integrated into a system on chip (SoC). A product engineer configures each subsystem for a collection of predefined applications when deploying the SoC in a product. Oftentimes, the system supports a large number of desired application configurations, or 'use cases’. The system moves from one configuration to the next by adapting the configuration of a running application, referred to as 'dynamic reconfiguration’. This paper presents a practical approach to dynamic application reconfiguration in a heterogeneous multiprocessor subsystem. The targeted media applications are constructed as a graph of concurrently executing interconnected tasks that exchange information through streams of data. Configuring such a streaming graph entails the instantiation and interconnection of tasks, setting of task parameters, assignment of tasks to coprocessors, and the allocation of communication buffers in memory. The paper derives a reconfiguration interface that can be supported in hardware, yet isolates application configuration knowledge from the coprocessor hardware. Though simple and easy to use, the interface addresses the key challenge of reconfiguring individual tasks while maintaining real-time behavior and data integrity of the overall set of concurrently executing applications.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Martijn J. Rutten, Evert-Jan Pol, Jos van Eijndhoven, Karel Walters, and Gerben Essink "Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture", Proc. SPIE 5683, Embedded Processors for Multimedia and Communications II, (8 March 2005);


Multipoint conference systems in a ubiquitous environment
Proceedings of SPIE (January 08 2008)
Delay of voice traffic over the Internet
Proceedings of SPIE (November 21 1999)
Specify-explore-refine paradigm for system design
Proceedings of SPIE (March 21 1996)
MultiPADDI-2 board for image processing
Proceedings of SPIE (September 18 1997)
Parallel DSP with memory and I/O processors
Proceedings of SPIE (September 20 1998)

Back to Top